

DESCRIPTION

The JY213L is a high-speed 3-phase gate driver for power MOSFET and IGBT devices with three independent high and low side referenced output channels. Built-in dead time protection and shoot-through protection prevent damage to the half-bridge. The UVLO circuits prevent malfunction when VCC and VBS are lower than the specified threshold voltage. A novel high-voltage BCD process and common-mode noise canceling technique provide stable operation of high-side drivers under high dV/dt noise conditions while achieving excellent negative transient voltage tolerance. An enable pin (EN) is included so that standby mode may be used to set the chip into a low quiescent current state to realize long battery lifetime.


APPLICATION

- E-BIKE/electric power tool 3-phase motor driver
- Battery-powered mini/micro motor control
- General purpose inverter


FEATURES

- Integrated 90V half-bridge high side driver
- Ability to drive up to 3-phase half-bridge gates
- Built-in boot strap diode for each high side channel
- Built-in dead time protection
- Shoot-through protection
- Under voltage lockout for VCC and VBS
- Low operation voltage 0–5.5V for VCC and VBS
- 3.3V and 5V input logic compatible
- Enable pin (EN) for low standby current
- IO+/IO-: +1.2A/–2.0A at VCC=15V, VBS=15V
- Built-in dead time: 0.5 μ s (typ.)
- Common-mode dV/dt noise cancellation circuit
- Tolerant of negative transient voltage
- Low dI/dt gate drive for better noise immunity
- –40°C to 125°C operating range
- Small footprint package : TSSOP20L/24L, 173mil


BLOCK DIAGRAM



TYPICAL APPLICATION CIRCUIT




JY213L-T1




JY213L

PIN CONFIGURATION

TSSOP20L AND TSSOP24L PACKAGE



JY213L



JY213L-T1

PIN DESCRIPTION

Pin Name	Description	Pin No.	
		TSSOP20L	TSSOP24L
HIN1	Logic input for phase-1 high-side gate driver	1	1
HIN2	Logic input for phase-2 high-side gate driver	2	2
HIN3	Logic input for phase-3 high-side gate driver	3	3
LIN1	Logic input for phase-1 low-side gate driver	4	4
LIN2	Logic input for phase-2 low-side gate driver	5	5
LIN3	Logic input for phase-3 low-side gate driver	6	6
EN	Logic input for standby mode control	—	7
VCC	Logic and low-side gate drivers power supply voltage	7	8
COM	Logic ground and low-side gate drivers ground	8	9
LO3	Phase-3 low-side gate driver output	9	10
LO2	Phase-2 low-side gate driver output	10	11
LO1	Phase-1 low-side gate driver output	11	12
NC.	Not connected	—	13
VS3	Phase-3 high-side driver floating supply offset voltage	12	14
HO3	Phase-3 high-side driver output	13	15
VB3	Phase-3 high-side driver floating supply	14	16
NC.	Not connected	—	17
VS2	Phase-2 high-side driver floating supply offset voltage	15	18
HO2	Phase-2 high-side driver output	16	19
VB2	Phase-2 high-side driver floating supply	17	20
NC.	Not connected	—	21
VS1	Phase-1 high-side driver floating supply offset voltage	18	22
HO1	Phase-1 high-side driver output	19	23
VB1	Phase-1 high-side driver floating supply	20	24

FUNCTION DESCRIPTION

LOW SIDE POWER SUPPLY: VCC

VCC is the low side supply and it provides power to both input logic and low side output power stage. The built-in under-voltage lockout circuit enables the device to operate at sufficient power when a typical VCC supply voltage higher than $V_{CCUV+} = 4.2V$ is present, shown as FIG. 1. The JY213L shuts down all the gate driver outputs, when the VCC supply voltage is below $V_{CCUV-} = 3.8V$, shown as FIG. 1. This prevents the external power devices against extremely low gate voltage levels during on-state which may result in excessive power dissipation.




FIG. 1 VCC supply UVLO operating area

HIGH SIDE POWER SUPPLY: VBS (VB1-VS1, VB2-VS2, VB3-VS3)

VBS is the high side supply voltage. The total high side circuitry may float with respect to COM following the external high side power device emitter/source voltage. Due to the internal low power consumption, the entire high side circuitry may be supplied by bootstrap topology connected to VCC, and it may be powered with small bootstrap capacitors. The device operating area as a function of the supply voltage is given in FIG. 2.




FIG. 2 VBS supply UVLO operating area

LOW SIDE AND HIGH CONTROL INPUT LOGIC: HIN&LIN (HIN1,2,3/LIN1,2,3)

The Schmitt trigger threshold of each input is designed low enough to guarantee LSTTL and CMOS compatibility down to 3.3V controller outputs. Input Schmitt trigger and advanced noise filtering provide noise rejection of short input pulses. An internal pull-down resistor of about 100k Ω (positive logic) pre-biases each input during VCC supply start-up state. The minimum recommended input pulse-width is 300ns for proper operation of the driver.

SHOOT-THROUGH PREVENTION

The JY213L is equipped with shoot-through protection circuitry (also known as cross conduction prevention circuitry). FIG. 3 shows how this protection circuitry prevents both the high- and low-side switches from conducting at the same time. When the inputs controlling both high-side and low-side drivers are both logic IGH, then both driver outputs are pulled down to logic LOW to shut down two power devices in the same bridge.




FIG. 3 Shoot-through prevention

DEAD TIME PROTECTION

The JY213L features integrated fixed dead time protection circuitry. The dead time feature inserts a time period (a minimum dead time) in which both the high- and low-side power switches are held off. This is done to ensure that the power switch has fully turned off before the second power switch is turned on. This minimum dead time is automatically inserted whenever the external dead time is shorter than DT. External dead times larger than DT are not modified by the gate driver. FIG. 4 illustrates the dead time period and the relationship between the output gate signals.




FIG. 4 Dead time protection

GATE DRIVER (HO1,2,3/ LO1,2,3)

Low side and high side driver outputs are specifically designed for pulse operation and dedicated to drive power devices such as IGBT and power MOSFET. Low side outputs (i.e. LO1,2,3) are state triggered by the respective inputs, while high side outputs (i.e. HO1,2,3) are only changed at the edge of the respective inputs. After releasing from an under-voltage condition of the VBS supply, a new turn-on signal (edge) is necessary to activate the respective high side output. In contrast, after releasing from an under-voltage condition of the VCC supply, the low side outputs may directly switch to the state of their respective inputs without the additional constraints of the high side driver.

STANDBY MODE

The JY213L packaged in TSSOP24L provides an enable pin (EN) to allow the device to work in a low current dissipation state. Pin EN is compatible with 3.3/5V logic level. If EN is set to logic HIGH, the device is forced into standby mode and all gate driver outputs are locked into a logic LOW state and **only 16 μ A (typ.)** is dissipated. If EN goes from logic HIGH to logic LOW and incorporates a delay of 6 μ s (typ.), the device may be released from standby mode and all outputs are enabled. In order to lower the bias current, a sufficiently large resistor (100k Ω) is tied between EN and COM.

ABSOLUTE MAXIMUM RATINGS

Stresses exceeding the absolute maximum ratings may damage the device or cause abnormal function. All the voltage parameters are absolute voltages referenced to IC COM unless otherwise stated in the table.

Parameter	Symbol	Min.	Max.	Units
High-side floating supply voltage	$V_{B1,2,3}$	-0.3	90	V
High-side offset voltage	$V_{S1,2,3}$	$V_{B1,2,3}-20$	$V_{B1,2,3}+0.3$	
High-side gate driver output voltage	$V_{HO1,2,3}$	$V_{S1,2,3}-0.3$	$V_{B1,2,3}+0.3$	
Low-side gate driver output voltage	$V_{LO1,2,3}$	COM-0.3	$V_{CC}+0.3$	
Logic input voltage	$V_{HIN1,2,3}$ $V_{LIN1,2,3}$ EN	-0.3	20	
Low-side supply voltage	V_{CC}	-0.3	20	W
Package power dissipation @ $T_A \leq 25^\circ\text{C}$ ①	P_D	—	TSSOP20:1.2 TSSOP24:1.3	
Thermal resistance, junction to ambient ①	R_{thJA}	—	TSSOP20:100 TSSOP24:94	$^\circ\text{C}/\text{W}$
Allowable offset voltage slew rate	dV/dt	—	50	V/ns
Junction temperature	T_J	-40	+150	$^\circ\text{C}$
Storage temperature	T_S	-40	+150	
Soldering lead temperature (duration 10s)	TL	—	260	$^\circ\text{C}$

Note:

①: P_D and R_{thJA} are only guaranteed by design.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Units
Low-side supply voltage	V_{CC}	5.5	—	18	V
High-side floating supply offset voltage②③	$V_{S1,2,3}$	COM-6	—	60	
High-side floating supply voltage	$V_{B1,2,3}$	$V_{S1,2,3}+5.5$	—	$V_{B1,2,3}+18$	
High-side gate driver output voltage	$V_{HO1,2,3}$	V_S	—	V_B	
Low-side gate driver output voltage	$V_{LO1,2,3}$	COM	—	V_{CC}	
Logic input voltage	$V_{HIN1,2,3}$ $V_{LIN1,2,3}$ EN	0	—	5	$^\circ\text{C}$
IC operating junction temperature	T_J	-40	—	+125	

②: For $V_{BS}=15\text{V}$, normal logic operation for V_S is between COM-6V to 90V. High-side circuitry will sustain current state if V_S is between COM-6V to COM- V_{BS} . The parameter is only guaranteed by design.

STATIC ELECTRICAL CHARACTERISTICS

($V_{CC}-COM$)=(V_B-V_S)=15V. Ambient temperature $T_A=25^{\circ}C$ unless otherwise specified. The $V_{IN,TH}$, V_I , and I_{IN} parameters are referenced to COM and are applicable to all channels. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads. The V_{CCUV} parameters are referenced to COM. The V_{BSUV} parameters are referenced to V_S .

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Low Side Power Supply Characteristics						
Quiescent VCC supply current	I _{QVCC1}	V _{HIN1,2,3} =V _{LIN1,2,3} =0 or 5V, V _{EN} =0	210	330	450	μA
Quiescent VCC supply current in standby mode	I _{QVCC2}	V _{HIN1,2,3} =V _{LIN1,2,3} =0 or 5V, V _{EN} =5	—	16	40	
operating VCC supply current	I _{VCCOP}	f _{LIN1,2,3} =20KHZ, f _{HIN1,2,3} =20KHZ,	—	1500	—	
VCC supply under-voltage positive going threshold	V _{CCUV+}	—	2.9	4.2	5.5	V
VCC supply under-voltage negative going threshold	V _{CCUV-}	—	2.5	3.8	5.1	
VCC supply under-voltage lockout hysteresis	V _{CCHYS}	—	—	0.4	—	
High Side Floating Power Supply Characteristics						
High side VBS supply under-voltage positive going threshold	V _{BSUV+}	—	2.5	3.8	5.5	V
High side VBS supply under-voltage negative going threshold	V _{BSUV-}	—	2.2	3.5	4.8	
High side VBS supply under-voltage lockout hysteresis	V _{BSUVHYS}	—	—	0.3	—	
High side quiescent VBS supply current	I _{QBS}	V _{BS} =15V	25	45	65	μA
Offset supply leakage current	I _{LK}	V _B =V _S =100V V _{CC} =0V	—	—	10	
Logic Input Section						
Logic HIGH input voltage HIN1,2,3, LIN1,2,3 and EN	V _{IH}	—	2.5	—	—	V
Logic LOW input voltage HIN1,2,3, LIN1,2,3 and EN	V _{IL}	—	—	—	0.8	
Input positive going threshold	V _{IN,TH+}	—	—	1.9	—	
Input negative going threshold	V _{IN,TH-}	—	—	1.4	—	
Logic HIGH input bias current	I _{IN+}	V _{IN} =5V	—	50	—	μA
Logic LOW input bias current	I _{IN-}	V _{IN} =0	—	0	—	
Gate Driver Output Section						
High side output HIGH short-circuit pulse current	I _{HO+}	V _{HO} =V _S =0	—	1.2	—	mA
High side output LOW short-circuit pulse current	I _{HO-}	V _{HO} =V _B =15V	—	2.0	—	
Low side output HIGH short-circuit pulse current	I _{LO+}	V _{LO} =0	—	1.2	—	
Low side output LOW short-circuit pulse current	I _{LO-}	V _{LO} =V _{CC} =15V	—	2.0	—	
Allowable negative VS voltage for HIN1,2,3 signal propagation to HO1,2,3	V _{SN}	V _{BS} =15V	—	–8	—	V




DYNAMIC ELECTRICAL CHARACTERISTICS

($V_{CC}-COM$)=(V_B-V_S)=15V, $V_{S1,2,3}=COM$, and $C_{load}=1nF$ unless otherwise specified, ambient temperature $T_A=25^{\circ}C$.

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Turn-on propagation delay	t_{on}	$V_{HIN1,2,3}$ or $V_{LIN1,2,3}=5V$, $V_{S1,2,3}=0$	—	120	200	ns
Turn-off propagation delay	t_{off}	$V_{HIN1,2,3}$ or $V_{LIN1,2,3}=0$, $V_{S1,2,3}=0$	—	120	200	
Turn-on rise time	t_r	$V_{HIN1,2,3}$ or $V_{LIN1,2,3}=5V$, $V_{S1,2,3}=0$	—	37	—	
Turn-off fall time	t_f	$V_{HIN1,2,3}$ or $V_{LIN1,2,3}=0$, $V_{S1,2,3}=0$	—	30	—	
Dead time	DT	$V_{HIN1,2,3}$ or $V_{LIN1,2,3}=0$ and 5V, without external dead time	300	500	700	
Dead time matching (all six channels)	MDT	without external dead time	—	—	50	
Delay matching (all six channels)	MT	external dead time > 1000ns	—	—	50	
Output pulse-width matching	PM	external dead time > 1000ns, $PW_{IN}=10\mu s$, $PM=PW_{OUT}-PW_{IN}$	—	—	50	μs
EN input filter time	$t_{FLT,EN}$	$V_{EN}=0$ and 5V	—	450	—	
EN input logic HIGH to HO/LO turn-off delay time	$t_{off,EN}$	$V_{EN}=5V$	—	0.55	—	
EN input logic LOW to HO/LO turn-on delay time	$t_{on,EN}$	$V_{EN}=0V$	—	6	—	




PACKAGE INFORMATION

20 PINS, TSSOP, 173MIL



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	1.00	1.05
b	0.19	—	0.30
b1	0.19	0.22	0.25
c	0.09	—	0.20
c1	0.09	—	0.16
D	6.40	6.50	6.60
E1	4.30	4.40	4.50
E	6.20	6.40	6.60
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
S	0.20	—	—
Ø1	Ø0.8X0.05-0.10DP		
Ø2	Ø1.50X0.05-0.15DP		
θ	0	—	8°
L/P载体尺寸 (mil)	118*165 (C)		

24 PINS, TSSOP, 173MIL



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	—	—	1.20
A1	0.05	—	0.15
A2	0.80	1.00	1.05
b	0.19	—	0.30
b1	0.19	0.22	0.25
c	0.09	—	0.20
c1	0.09	—	0.16
D	7.70	7.80	7.90
E	6.20	6.40	6.60
E1	4.30	4.40	4.50
e	0.65BSC		
L	0.45	0.60	0.75
L1	1.00BSC		
S	0.20	—	—
Ø1	Ø0.8X0.05-0.10DP		
Ø2	Ø1.50X0.05-0.15DP		
θ	0	—	8°
L/P载体尺寸 (mil)	118*165 (C)	122*190 (C)	

PACKAGE MARKING AND ORDERING INFORMATION:

Part Number	Top Mark	Package	Packing Method	Reel Size	Tape Width	Quantity
JY213L	JY213L	20 Pins, TSSOP, 173mil	Tape and Reel	-	-	-
JY213L-T1	JY213L-T1	24 Pins, TSSOP, 173mil	Tape and Reel	-	-	-